 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| PCF8532 Universal LCD driver for low multiplex rates Rev. 2 -- 10 February 2011 Product data sheet 1. General description The PCF8532 is a peripheral device which interfaces to almost any Liquid Crystal Display (LCD)1 with low multiplex rates. It generates the drive signals for any static or multiplexed LCD containing up to four backplanes and up to 160 segments and can easily be cascaded for larger LCD applications. The PCF8532 is compatible with most microprocessors or microcontrollers and communicates via a two-line bidirectional I2C-bus. Communication overheads are minimized by a display RAM with auto-incremental addressing, by hardware subaddressing and by display memory switching (static and duplex drive modes). 2. Features and benefits Single-chip LCD controller and driver for up to 640 elements Selectable backplane drive configuration: static or 2, 3 or 4 backplane multiplexing 160 segment drives: Up to 80 7-segment numeric characters Up to 42 14-segment alphanumeric characters Any graphics of up to 640 elements May be cascaded for large LCD applications (up to 2560 elements possible) 160 x 4-bit RAM for display data storage Software programmable frame frequency in steps of 5 Hz in the range of 60 Hz to 90 Hz Wide LCD supply range: from 1.8 V for low threshold LCDs and up to 8.0 V for guest-host LCDs and high threshold (automobile) twisted nematic LCDs Internal LCD bias generation with voltage-follower buffers Selectable display bias configuration: static, 12 or 13 Wide power supply range: from 1.8 V to 5.5 V LCD and logic supplies may be separated Low power consumption, typically: IDD = 4 A, IDD(LCD) = 40 A 400 kHz I2C-bus interface Auto-incremental display data loading across device subaddress boundaries Versatile blinking modes Compatible with Chip-On-Glass (COG) technology Two sets of backplane outputs for optimal COG configurations of the application Display memory bank switching in static and duplex drive modes No external components required 1. The definition of the abbreviations and acronyms used in this data sheet can be found in Section 15. NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates Manufactured in silicon gate CMOS process 3. Ordering information Table 1. Ordering information Package Name PCF8532U/2DA/1 [1] Type number Description bare die; 197 bumps; 6.5 x 1.16 x 0.38 mm[1] Version PCF8532U PCF8532U Chip with bumps in tray. 4. Marking Table 2. Marking codes Marking code PC8532-1 Type number PCF8532U/2DA/1 5. Block diagram BP0 BP1 BP2 BP3 S0 to S159 160 VLCD BACKPLANE OUTPUTS DISPLAY SEGMENT OUTPUTS LCD VOLTAGE SELECTOR DISPLAY REGISTER DISPLAY CONTROL OUTPUT BANK SELECT AND BLINK CONTROL VSS LCD BIAS GENERATOR PCF8532 CLK SYNC CLOCK SELECT AND TIMING BLINKER TIMEBASE DISPLAY RAM OSC OSCILLATOR POWER-ON RESET COMMAND DECODE WRITE DATA CONTROL DATA POINTER AND AUTO INCREMENT SCL SDA INPUT FILTERS I2C-BUS CONTROLLER SUBADDRESS COUNTER SA0 SDAACK T1 T2 T3 VDD A0 A1 001aah851 Fig 1. Block diagram of PCF8532 PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 2 of 49 xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx Product data sheet Rev. 2 -- 10 February 2011 3 of 49 PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. NXP Semiconductors 6. Pinning information 6.1 Pinning D4 S130 BP3 BP1 BP2 BP0 S79 S80 166 112 +y PCF8532 0 +x 0 61 S29 D3 Universal LCD driver for low multiplex rates 167 197 30 D1 S131 CLK SYNC OSC T1 T2 S159 BP3 BP1 A0 A1 SA0 SDAACK SDA SCL VLCD VDD T3 VSS BP2 BP0 S0 001aah892 S28 D2 60 1 PCF8532 Top view. For mechanical details, see Figure 26. Fig 2. Pin location of PCF8532 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates 6.2 Pin description Table 3. Symbol SDAACK SDA SCL CLK VDD SYNC OSC T1, T2 and T3 A0 and A1 SA0 VSS VLCD BP2 and BP0 S0 to S79 S80 to S159 BP3 and BP1 [1] [2] Pin description Pin 1 to 3[1] 4 to 6[1] 7 to 9 10 11 to 13 14 15 Description I2C-bus acknowledge output I2C-bus serial data input I2C-bus serial clock input clock input/output supply voltage cascade synchronization input/output selection of internal or external clock 16, 17 and 18 to 20 dedicated testing pins; to be tied to VSS in application mode 21, 22 23 24 to 26[2] 27 to 29 30, 31 32 to 111 116 to 195 196, 197 subaddress inputs I2C-bus slave address input logic ground LCD supply voltage LCD backplane outputs LCD segment outputs LCD backplane outputs LCD segment outputs LCD backplane outputs BP0, BP2, BP1 and BP3 112 to 115 In most applications SDA and SDAACK can be tied together. The substrate (rear side of the die) is wired to VSS but should not be electrically contacted. PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 4 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates 7. Functional description The PCF8532 is a versatile peripheral device designed to interface between any microprocessor or microcontroller to a wide variety of LCD segment or dot matrix displays (see Figure 3). It can directly drive any static or multiplexed LCD containing up to four backplanes and up to 160 segments. The display configurations possible with the PCF8532 depend on the required number of active backplane outputs. A selection of display configurations is given in Table 4. All of the display configurations given in Table 4 can be implemented in a typical system as shown in Figure 4. dot matrix 7-segment with dot 14-segment with dot and accent 013aaa312 Fig 3. Table 4. Example of displays suitable for PCF8532 Selection of possible display configurations Icons 640 480 320 160 Digits/Characters 7-segment 14-segment 40 30 20 10 80 60 40 20 Dot matrix/ Elements 640 dots (4 x 160) 480 dots (3 x 160) 320 dots (2 x 160) 160 dots (1 x 160) Number of Backplanes 4 3 2 1 PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 5 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates VDD R tr 2CB SDAACK VDD SDA SCL OSC VLCD 160 segment drives LCD PANEL HOST MICROPROCESSOR/ MICROCONTROLLER PCF8532 4 backplanes (up to 640 elements) A0 VSS A1 SA0 VSS 001aah852 Fig 4. Typical system configuration The host microprocessor or microcontroller maintains the 2-line I2C-bus communication channel with the PCF8532. Biasing voltages for the multiplexed LCD waveforms are generated internally, removing the need for an external bias generator. The internal oscillator is selected by connecting pin OSC to VSS. The only other connections required to complete the system are the power supplies (VDD, VSS and VLCD) and the LCD panel selected for the application. 7.1 Power-on reset At power-on the PCF8532 resets to a default starting condition: * * * * * * * * All backplane and segment outputs are set to VLCD The selected drive mode is 1:4 multiplex with 13 bias Blinking is switched off Input and output bank selectors are reset The I2C-bus interface is initialized The data pointer and the subaddress counter are cleared (set to logic 0) The display is disabled If internal oscillator is selected (OSC pin connected to VSS), then there is no clock signal on pin CLK Remark: Do not transfer data on the I2C-bus for at least 1 ms after a power-on to allow the reset action to complete. 7.2 LCD bias generator Fractional LCD biasing voltages are obtained from an internal voltage divider of three series resistors connected between VLCD and VSS. The center resistor can be switched out of the circuit to provide a 12 bias voltage level for the 1:2 multiplex configuration. PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 6 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates 7.3 LCD voltage selector The LCD voltage selector coordinates the multiplexing of the LCD in accordance with the selected LCD drive configuration. The operation of the voltage selector is controlled by the mode-set command (see Table 9) from the command decoder. The biasing configurations that apply to the preferred modes of operation, together with the biasing characteristics as functions of VLCD and the resulting discrimination ratios (D), are given in Table 5. Table 5. LCD drive mode static Biasing characteristics Number of: LCD bias Backplanes Levels configuration 1 2 3 4 4 4 static 1 1 1 1 2 3 3 3 V off ( RMS ) -----------------------V LCD 0 0.354 0.333 0.333 0.333 V on ( RMS -----------------------) V LCD 1 0.791 0.745 0.638 0.577 V on ( RMS ) D = -----------------------V off ( RMS ) 2.236 2.236 1.915 1.732 1:2 multiplex 2 1:2 multiplex 2 1:3 multiplex 3 1:4 multiplex 4 A practical value for VLCD is determined by equating Voff(RMS) with a defined LCD threshold voltage (Vth), typically when the LCD exhibits approximately 10 % contrast. In the static drive mode a suitable choice is VLCD > 3Vth. Multiplex drive modes of 1:3 and 1:4 with 12 bias are possible but the discrimination and hence the contrast ratios are smaller. 1 Bias is calculated by ------------ , where the values for a are 1+a a = 1 for 12 bias a = 2 for 13 bias The RMS on-state voltage (Von(RMS)) for the LCD is calculated with Equation 1 V on ( RMS ) = a 2 + 2a + n ----------------------------2 n x (1 + a) (1) V LCD where the values for n are n = 1 for static mode n = 2 for 1:2 multiplex n = 3 for 1:3 multiplex n = 4 for 1:4 multiplex The RMS off-state voltage (Voff(RMS)) for the LCD is calculated with Equation 2: V off ( RMS ) = a 2 - 2a + n ----------------------------2 n x (1 + a) (2) V LCD PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 7 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates Discrimination is the ratio of Von(RMS) to Voff(RMS) and is determined from Equation 3: V on ( RMS ) D = ---------------------- = V off ( RMS ) (a + 1) + (n - 1) ------------------------------------------2 (a - 1) + (n - 1) 2 (3) Using Equation 3, the discrimination for an LCD drive mode of 1:3 multiplex with 1 1 2 bias 2 bias is 3 = 1.732 and the discrimination for an LCD drive mode of 1:4 multiplex with 21 is ---------- = 1.528 . 3 The advantage of these LCD drive modes is a reduction of the LCD full scale voltage VLCD as follows: * 1:3 multiplex (12 bias): V LCD = 6 x V off ( RMS ) = 2.449V off ( RMS ) --------------------* 1:4 multiplex (12 bias): V LCD = ( 4 x 3 ) = 2.309V off ( RMS ) 3 These compare with V LCD = 3V off ( RMS ) when 13 bias is used. It should be noted that VLCD is sometimes referred as the LCD operating voltage. 7.3.1 Electro-optical performance Suitable values for Von(RMS) and Voff(RMS) are dependant on the LCD liquid used. The RMS voltage, at which a pixel will be switched on or off, determine the transmissibility of the pixel. For any given liquid, there are two threshold values defined. One point is at 10 % relative transmission (at Vlow) and the other at 90% relative transmission (at Vhigh), see Figure 5. For a good contrast performance, the following rules should be followed: V on ( RMS ) V high V off ( RMS ) V low (4) (5) Von(RMS) and Voff(RMS) are properties of the display driver and are affected by the selection of a, n (see Equation 1 to Equation 3) and the VLCD voltage. Vlow and Vhigh are properties of the LCD liquid and can be provided by the module manufacturer. It is important to match the module properties to those of the driver in order to achieve optimum performance. PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 8 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates 100 % 90 % Relative Transmission 10 % Vlow OFF SEGMENT Vhigh VRMS [V] ON SEGMENT 001aam358 GREY SEGMENT Fig 5. Electro-optical characteristic: relative transmission curve of the liquid PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 9 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates 7.4 LCD drive mode waveforms 7.4.1 Static drive mode The static LCD drive mode is used when a single backplane is provided in the LCD. Backplane and segment drive waveforms for this mode are shown in Figure 6. Tfr VLCD BP0 VSS VLCD Sn VSS VLCD state 1 (on) state 2 (off) LCD segments Sn+1 VSS (a) Waveforms at driver. VLCD state 1 0V -VLCD VLCD state 2 0V -VLCD (b) Resultant waveforms at LCD segment. mgl745 Vstate1(t) = VSn(t) - VBP0(t). Von(RMS) = VLCD. Vstate2(t) = V(Sn+1)(t) - VBP0(t). Voff(RMS) = 0 V. Fig 6. Static drive mode waveforms PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 10 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates 7.4.2 1:2 multiplex drive mode When two backplanes are provided in the LCD, the 1:2 multiplex mode applies. The PCF8532 allows the use of 12 bias or 13 bias in this mode as shown in Figure 7 and Figure 8. Tfr VLCD BP0 VLCD / 2 VSS state 1 VLCD BP1 VLCD / 2 VSS VLCD Sn VSS VLCD state 2 LCD segments Sn+1 VSS (a) Waveforms at driver. VLCD VLCD / 2 state 1 0V -VLCD / 2 -VLCD VLCD VLCD / 2 state 2 0V -VLCD / 2 -VLCD (b) Resultant waveforms at LCD segment. mgl746 Vstate1(t) = VSn(t) - VBP0(t). Von(RMS) = 0.791VLCD. Vstate2(t) = VSn(t) - VBP1(t). Voff(RMS) = 0.354VLCD. Fig 7. Waveforms for the 1:2 multiplex drive mode with 12 bias PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 11 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates Tfr VLCD BP0 2VLCD / 3 VLCD / 3 VSS VLCD BP1 2VLCD / 3 VLCD / 3 VSS VLCD Sn 2VLCD / 3 VLCD / 3 VSS VLCD Sn+1 2VLCD / 3 VLCD / 3 VSS (a) Waveforms at driver. VLCD 2VLCD / 3 VLCD / 3 state 1 0V -VLCD / 3 -2VLCD / 3 -VLCD VLCD 2VLCD / 3 VLCD / 3 state 2 0V -VLCD / 3 -2VLCD / 3 -VLCD (b) Resultant waveforms at LCD segment. mgl747 LCD segments state 1 state 2 Vstate1(t) = VSn(t) - VBP0(t). Von(RMS) = 0.745VLCD. Vstate2(t) = VSn(t) - VBP1(t). Voff(RMS) = 0.333VLCD. Fig 8. Waveforms for the 1:2 multiplex drive mode with 13 bias PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 12 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates 7.4.3 1:3 multiplex drive mode When three backplanes are provided in the LCD, the 1:3 multiplex drive mode applies as shown in Figure 9. Tfr VLCD BP0 2VLCD / 3 VLCD / 3 VSS VLCD BP1 2VLCD / 3 VLCD / 3 VSS VLCD BP2 2VLCD / 3 VLCD / 3 VSS VLCD Sn 2VLCD / 3 VLCD / 3 VSS VLCD Sn+1 2VLCD / 3 VLCD / 3 VSS VLCD Sn+2 2VLCD / 3 VLCD / 3 VSS (a) Waveforms at driver. VLCD 2VLCD / 3 VLCD / 3 state 1 0V -VLCD / 3 -2VLCD / 3 -VLCD VLCD 2VLCD / 3 VLCD / 3 state 2 0V -VLCD / 3 -2VLCD / 3 -VLCD state 1 state 2 LCD segments (b) Resultant waveforms at LCD segment. mgl748 Vstate1(t) = VSn(t) - VBP0(t). Von(RMS) = 0.638VLCD. Vstate2(t) = VSn(t) - VBP1(t). Voff(RMS) = 0.333VLCD. Fig 9. Waveforms for the 1:3 multiplex drive mode with 13 bias PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 13 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates 7.4.4 1:4 multiplex drive mode When four backplanes are provided in the LCD, the 1:4 multiplex drive mode applies as shown in Figure 10. Tfr VLCD BP0 2VLCD / 3 VLCD / 3 VSS VLCD BP1 2VLCD / 3 VLCD / 3 VSS VLCD BP2 2VLCD / 3 VLCD / 3 VSS VLCD BP3 2VLCD / 3 VLCD / 3 VSS VLCD 2VLCD / 3 VLCD / 3 VSS VLCD 2VLCD / 3 VLCD / 3 VSS VLCD state 1 state 2 LCD segments Sn Sn+1 Sn+2 2VLCD / 3 VLCD / 3 VSS VLCD 2VLCD / 3 VLCD / 3 VSS (a) Waveforms at driver. VLCD 2VLCD / 3 VLCD / 3 Sn+3 state 1 0V -VLCD / 3 -2VLCD / 3 -VLCD VLCD 2VLCD / 3 VLCD / 3 state 2 0V -VLCD / 3 -2VLCD / 3 -VLCD (b) Resultant waveforms at LCD segment. mgl749 Vstate1(t) = VSn(t) - VBP0(t). Von(RMS) = 0.577VLCD. Vstate2(t) = VSn(t) - VBP1(t). Voff(RMS) = 0.333VLCD. Fig 10. Waveforms for the 1:4 multiplex drive mode with 13 bias PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 14 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates 7.5 Oscillator The internal logic and the LCD drive signals of the PCF8532 are timed by a frequency fclk which either is derived from the built-in oscillator frequency fosc: f osc f clk = ------64 or equals an external clock frequency fclk(ext): f clk = f clk ( ext ) The clock frequency fclk determines the LCD frame frequency ffr (see Table 15). (7) (6) 7.5.1 Internal clock The internal logic and the LCD drive signals of the PCF8532 are timed either by the built-in oscillator or by an external clock. The internal oscillator is enabled by connecting pin OSC to pin VSS. In this case the output from pin CLK provides the clock signal for cascaded PCF8532 in the system. However, the clock signal is only available at the pin CLK, if the display is enabled. The display is enabled using the display enable bit (see Table 9). The nominal output clock frequency is like specified in Table 18 with parameter fclk. 7.5.2 External clock Connecting pin OSC to VDD enables an external clock source. Pin CLK then becomes the external clock input. Remark: A clock signal must always be supplied to the device; removing the clock may freeze the LCD in a DC state, which is not suitable for the liquid crystal. 7.6 Timing and frame frequency The timing of the PCF8532 organizes the internal data flow of the device. This includes the transfer of display data from the display RAM to the display segment outputs. In cascaded applications, the synchronization signal (SYNC) maintains the correct timing relationship between all the PCF8532 in the system. The clock frequency can be programmed by software such that the nominal frame frequency can be chosen in steps of 5 Hz in the range of 60 Hz to 90 Hz (see Table 15). 7.7 Display register The display register holds the display data while the corresponding multiplex signals are generated. There is a one-to-one relationship between the data in the display register, the LCD segment outputs and one column of the display RAM. PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 15 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates 7.8 Segment outputs The LCD drive section includes 160 segment outputs (S0 to S159) which must be connected directly to the LCD. The segment output signals are generated in accordance with the multiplexed backplane signals and with data residing in the display register. When less than 160 segment outputs are required the unused segment outputs must be left open-circuit. 7.9 Backplane outputs The LCD drive section includes four backplane outputs: BP0 to BP3. The backplane output signals are generated in accordance with the selected LCD drive mode. * In the 1:4 multiplex drive mode BP0 to BP3 must be connected directly to the LCD. If less than four backplane outputs are required the unused outputs can be left open-circuit. * In 1:3 multiplex drive mode BP3 carries the same signal as BP1, therefore these two adjacent outputs can be tied together to give enhanced drive capabilities. * In 1:2 multiplex drive mode BP0 and BP2, BP1 and BP3 respectively carry the same signals and may also be paired to increase the drive capabilities. * In static drive mode the same signal is carried by all four backplane outputs and they can be connected in parallel for very high drive requirements. The pins for the four backplanes BP0 to BP3 are available on both pin bars of the chip. In applications it is possible to use either the pins for the backplanes * on the top pin bar * on the bottom pin bar * or both of them to increase the driving strength of the device. When using all backplanes available they may be connected to the respective sibling (BP0 on the top pin bar with BP0 on the bottom pin bar and so on). 7.10 Display RAM The display RAM is a static 160 x 4 bit RAM which stores LCD data. There is a one-to-one correspondence between * the bits in the RAM bitmap and the LCD elements * the RAM columns and the segment outputs * the RAM rows and the backplane outputs. A logic 1 in the RAM bitmap indicates the on-state of the corresponding LCD element; similarly, a logic 0 indicates the off-state. The display RAM bit map, Figure 11, shows the rows 0 to 3 which correspond with the backplane outputs BP0 to BP3, and the columns 0 to 159 which correspond with the segment outputs S0 to S159. In multiplexed LCD applications the segment data of the first, second, third, and fourth row of the display RAM are time-multiplexed with BP0, BP1, BP2, and BP3 respectively. PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 16 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates display RAM addresses (columns)/segment outputs (S) 0 0 display RAM bits 1 (rows)/ backplane outputs 2 (BP) 3 001aah853 1 2 3 4 155 156 157 158 159 The display RAM bitmap shows the direct relationship between the display RAM addresses and the segment outputs; and between the bits in a RAM word and the backplane outputs. Fig 11. Display RAM bitmap When display data is transmitted to the PCF8532 the received display bytes are stored in the display RAM in accordance with the selected LCD drive mode. The data is stored as it arrives and does not wait for the acknowledge cycle as with the commands. Depending on the current multiplex drive mode, data is stored singularly, in pairs, triples, or quadruples. To illustrate the filling order, an example of a 7-segment numeric display showing all drive modes is given in Figure 12; the RAM filling organization depicted applies equally to other LCD types. The following applies to Figure 12: * In static drive mode the eight transmitted data bits are placed in row 0 as one byte. * In 1:2 multiplex drive mode the eight transmitted data bits are placed in pairs into row 0 and 1 as two successive 4-bit RAM words. * In 1:3 multiplex drive mode the eight bits are placed in triples into row 0, 1, and 2 as three successive 3-bit RAM words, with bit 3 of the third address left unchanged. It is not recommended to use this bit in a display because of the difficult addressing. This last bit may, if necessary, be controlled by an additional transfer to this address but care should be taken to avoid overwriting adjacent data because always full bytes are transmitted. * In 1:4 multiplex drive mode, the eight transmitted data bits are placed in quadruples into row 0, 1, 2, and 3 as two successive 4-bit RAM words. PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 17 of 49 xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx Product data sheet Rev. 2 -- 10 February 2011 18 of 49 PCF8532 NXP Semiconductors drive mode LCD segments LCD backplanes display RAM filling order columns display RAM address/segment outputs (s) byte1 transmitted display byte Sn+2 Sn+3 static Sn+4 Sn+5 Sn+6 e d f a b g c Sn+1 Sn Sn+7 DP BP0 rows display RAM 0 rows/backplane 1 outputs (BP) 2 3 n c x x x n+1 b x x x n+2 a x x x n+3 f x x x n+4 g x x x n+5 e x x x n+6 d x x x n+7 DP x x x MSB cba f LSB g e d DP BP0 Sn 1:2 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. a f g b columns display RAM address/segment outputs (s) byte1 byte2 rows display RAM 0 rows/backplane 1 outputs (BP) 2 3 n a b x x n+1 f g x x n+2 e c x x n+3 d DP x x MSB ab f LSB g e c d DP Sn+1 multiplex Sn+2 Sn+3 e d c BP1 DP Sn+1 1:3 Sn+2 f a b g BP0 Sn n rows display RAM 0 b rows/backplane 1 DP outputs (BP) 2c 3x columns display RAM address/segment outputs (s) byte1 byte2 byte3 n+1 a d g x n+2 f e x x MSB b DP c a d g f LSB Universal LCD driver for low multiplex rates multiplex e d c BP1 DP BP2 e Sn 1:4 f a b g columns display RAM address/segment outputs (s) byte1 byte2 byte3 byte4 byte5 BP0 BP2 n rows display RAM 0 a rows/backplane 1c BP3 outputs (BP) 2 b 3 DP n+1 f e g d MSB a c b DP f LSB egd multiplex e c d BP1 DP PCF8532 Sn+1 001aaj646 x = data bit unchanged Fig 12. Relationships between LCD layout, drive mode, display RAM filling order and display data transmitted over the I2C-bus NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates 7.11 Data pointer The addressing mechanism for the display RAM is realized using a data pointer. This allows the loading of an individual display data byte, or a series of display data bytes, into any location of the display RAM. The sequence commences with the initialization of the data pointer by the load-data-pointer-MSB and load-data-pointer-LSB commands. Following this two commands, an arriving data byte is stored at the display RAM address indicated by the data pointer. The filling order is shown in Figure 12. After each byte is stored, the content of the data pointer is automatically incremented by a value dependent on the selected LCD drive mode: * * * * In static drive mode by eight In 1:2 multiplex drive mode by four In 1:3 multiplex drive mode by three In 1:4 multiplex drive mode by two If the data pointer reaches 159 it is automatically wrapped around to address 0, consequently the subaddress counter is incremented. If an I2C-bus data access is terminated early, then the state of the data pointer is unknown. The data pointer must be re-written prior to further RAM accesses. 7.12 Subaddress counter The storage of display data is conditioned by the contents of the subaddress counter. Storage is allowed only when the content of the subaddress counter match with the hardware subaddress applied to A0 and A1. The subaddress counter value is defined by the device-select command (see Table 12). If the content of the subaddress counter and the hardware subaddress do not match then data storage is inhibited but the data pointer is incremented as if data storage had taken place. The subaddress counter is also incremented when the data pointer overflows. The storage arrangements described lead to extremely efficient data loading in cascaded applications. When a series of display bytes are sent to the display RAM, automatic wrap-over to the next PCF8532 occurs when the last RAM address is exceeded. Subaddressing across device boundaries is successful even if the change to the next device in the cascade occurs within a transmitted character (such as during the 54th display data byte transmitted in 1:3 multiplex mode). The hardware subaddress must not be changed whilst the device is being accessed on the I2C-bus interface. 7.13 Output bank selector The output bank selector selects one of the four rows per display RAM address for transfer to the display register. The actual row selected depends on the particular LCD drive mode in operation and on the instant in the multiplex sequence. * In 1:4 multiplex mode, all RAM addresses of row 0 are selected, these are followed by the contents of row 1, row 2 and then row 3 PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 19 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates * In 1:3 multiplex mode, rows 0, 1 and 2 are selected sequentially * In 1:2 multiplex mode, rows 0 and 1 are selected * In the static mode, row 0 is selected. The PCF8532 includes a RAM bank switching feature in the static and 1:2 multiplex drive modes. In the static drive mode, the bank-select command may request the contents of row 2 to be selected for display instead of the contents of bit 0. In the 1:2 multiplex drive mode, the contents of rows 2 and 3 may be selected instead of rows 0 and 1. This gives the provision for preparing display information in an alternative bank and to be able to switch to it once it is assembled. 7.14 Input bank selector The input bank selector loads display data into the display RAM in accordance with the selected LCD drive configuration. Display data can be loaded in row 2 in static drive mode or in rows 2 and 3 in 1:2 multiplex drive mode by using the bank-select command. The input bank selector functions independently to the output bank selector. 7.15 Blinker The display blinking capabilities of the PCF8532 are very versatile. The whole display can blink at frequencies selected by the blink-select command (see Table 14). The blink frequencies are fractions of the clock frequency. The ratios between the clock and blink frequencies depend on the blink mode in which the device is operating (see Table 6). Table 6. Blink frequencies Assuming that fclk = 1.800 kHz. Blink mode off 1 Operating mode ratio f clk f blink = -------768 f clk f blink = ----------1536 f clk f blink = ----------3072 Blink frequency blinking off ~2.34 Hz 2 ~1.17 Hz 3 ~0.59 Hz An additional feature is for an arbitrary selection of LCD segments to blink. This applies to the static and 1:2 multiplex drive modes and can be implemented without any communication overheads. By means of the output bank selector, the displayed RAM banks are exchanged with alternate RAM banks at the blink frequency. This mode can also be specified by the blink-select command. In the 1:3 and 1:4 multiplex modes, where no alternate RAM bank is available, groups of LCD segments can blink selectively by changing the display RAM data at fixed time intervals. If the entire display can blink at a frequency other than the nominal blink frequency. This can be effectively performed by resetting and setting the display enable bit E at the required rate using the mode-set command (see Table 6). PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 20 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates 7.16 Characteristics of the I2C-bus The I2C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a Serial DAta line (SDA) and a Serial CLock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy. In Chip-On-Glass (COG) applications, where the track resistance between the SDA output pin to the system SDA input line can be significant, the bus pull-up resistor and the Indium Tin Oxide (ITO) track resistance may generate a voltage divider. As a consequence it may be possible that the acknowledge cycle, generated by the LCD driver, cannot be interpreted as logic 0 by the master. Therefore it is an advantage for COG applications to have the acknowledge output separated from the data line. For that reason, the SDA line of the PCF8532 is split into SDA and SDAACK. In COG applications where the acknowledge cycle is required, it is necessary to minimize the track resistance from the SDAACK pin to the system SDA line to guarantee a valid LOW level. By splitting the SDA line into SDA and SDAACK (having the SDAACK open circuit), the device could be used in a mode that ignores the acknowledge cycle. Separating the acknowledge output from the serial data line can avoid design efforts to generate a valid acknowledge level. However, in that case the I2C-bus master has to be set up in such a way that it ignores the acknowledge cycle.2 By connecting pin SDAACK to pin SDA the SDA line becomes fully I2C-bus compatible. The following definition assumes SDA and SDAACK are connected and refers to the pair as SDA. 7.16.1 Bit transfer One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as a control signal. Bit transfer is shown in Figure 13. SDA SCL data line stable; data valid change of data allowed mba607 Fig 13. Bit transfer 7.16.2 START and STOP conditions Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW change of the data line, while the clock is HIGH is defined as the START condition (S). 2. For further information, please consider the NXP application note: Ref. 1 "AN10170". All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. PCF8532 Product data sheet Rev. 2 -- 10 February 2011 21 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates A LOW-to-HIGH change of the data line while the clock is HIGH is defined as the STOP condition (P). The START and STOP conditions are shown in Figure 14. SDA SDA SCL S START condition P STOP condition SCL mbc622 Fig 14. Definition of START and STOP conditions 7.16.3 System configuration A device generating a message is a transmitter, a device receiving a message is the receiver. The device that controls the message is the master and the devices which are controlled by the master are the slaves. The system configuration is shown in Figure 15. MASTER TRANSMITTER/ RECEIVER SDA SCL SLAVE RECEIVER SLAVE TRANSMITTER/ RECEIVER MASTER TRANSMITTER MASTER TRANSMITTER/ RECEIVER mga807 Fig 15. System configuration 7.16.4 Acknowledge The number of data bytes transferred between the START and STOP conditions from transmitter to receiver is unlimited. Each byte of eight bits is followed by an acknowledge cycle. * A slave receiver which is addressed must generate an acknowledge after the reception of each byte. * Also a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. * The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). * A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP condition. Acknowledgement on the I2C-bus is shown in Figure 16. PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 22 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates data output by transmitter not acknowledge data output by receiver acknowledge SCL from master S START condition clock pulse for acknowledgement mbc602 1 2 8 9 Fig 16. Acknowledgement on the I2C-bus 7.16.5 I2C-bus controller The PCF8532 acts as an I2C-bus slave receiver. It does not initiate I2C-bus transfers or transmit data to an I2C-bus master receiver. The only data output from the PCF8532 are the acknowledge signals of the selected devices. Device selection depends on the I2C-bus slave address, on the transferred command data and on the hardware subaddress. In single device application, the hardware subaddress inputs A0 and A1 are normally tied to VSS which defines the hardware subaddress 0. In multiple device applications A0 and A1 are tied to VSS or VDD in accordance with a binary coding scheme such that no two devices with a common I2C-bus slave address have the same hardware subaddress. 7.16.6 Input filters To enhance noise immunity in electrically adverse environments, RC low-pass filters are provided on the SDA and SCL lines. 7.16.7 I2C-bus protocol Two I2C-bus slave addresses (0111 000 and 0111 001) are reserved for the PCF8532. The least significant bit of the slave address that a PCF8532 responds to is defined by the level tied at its input SA0. The PCF8532 is a write only device and does not respond to a read access. Two types of PCF8532 can be distinguished on the same I2C-bus which allows: * Up to 8 PCF8532 on the same I2C-bus for very large LCD applications * The use of two types of LCD multiplex on the same I2C-bus. The I2C-bus protocol is shown in Figure 17. The sequence is initiated with a START condition (S) from the I2C-bus master which is followed by one of the two PCF8532 slave addresses available. All PCF8532 with the corresponding SA0 level acknowledge in parallel to the slave address, but all PCF8532 with the alternative SA0 level ignore the whole I2C-bus transfer. PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 23 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates After acknowledgement, a control byte follows which defines if the next byte is RAM or command information. The control byte also defines if the next following byte is a control byte or further RAM/command data. In this way it is possible to configure the device then fill the display RAM with little overhead. The command bytes and control bytes are also acknowledged by all addressed PCF8532 connected to the bus. The display bytes are stored in the display RAM at the address specified by the data pointer and the subaddress counter. Both data pointer and subaddress counter are automatically updated and the data is directed to the intended PCF8532 device. The acknowledgement after each byte is made only by the (A0 and A1) addressed PCF8532. After the last (display) byte, the I2C-bus master issues a STOP condition (P). Alternatively a START may be issued to RESTART an I2C-bus access. R/W = 0 slave address S CR S011100A0A OS 0 control byte RAM/command byte M AS B L SP B EXAMPLES a) transmit two bytes of RAM data S S011100A0A01 0 A RAM DATA A RAM DATA AP b) transmit two command bytes S S011100A0A10 0 A COMMAND A00 A COMMAND AP c) transmit one command byte and two RAM date bytes S S011100A0A10 0 A COMMAND A01 A RAM DATA A RAM DATA AP mgl752 Fig 17. I2C-bus protocol MSB 7 6 5 4 3 2 1 LSB 0 CO RS not relevant mgl753 Fig 18. Control byte format PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 24 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates Control byte description Symbol CO 0 1 Value Description continue bit last control byte control bytes continue register selection 0 1 command register data register not relevant Table 7. Bit 7 6 RS 5 to 0 - 7.17 Command decoder The command decoder identifies command bytes that arrive on the I2C-bus. The commands available to the PCF8532 are defined in Table 8. Table 8. Command Bit mode-set load-data-pointer-MSB load-data-pointer-LSB device-select bank-select blink-select frequency-prescaler Table 9. Bit 7 to 4 3 Definition of PCF8532 commands Operation code 7 1 0 0 1 1 1 1 6 1 0 1 1 1 1 1 5 0 0 0 1 1 1 1 4 0 0 0 0 1 1 0 3 E P7 P3 0 1 0 1 2 B P6 P2 0 0 A F2 1 M1 P5 P1 A1 I BF1 F1 0 M0 P4 P0 A0 O BF0 F0 Table 9 Table 10 Table 11 Table 12 Table 13 Table 14 Table 15 Reference Mode-set command bits description Symbol E 0[1] 1 Value 1100 Description fixed value display status disabled (blank)[2] enabled LCD bias configuration[3] 0[1] 1 1 1 3 bias 2 2 B bias 1 to 0 M[1:0] 01 10 11 00[1] LCD drive mode selection static; BP0 1:2 multiplex; BP0, BP1 1:3 multiplex; BP0, BP1, BP2 1:4 multiplex; BP0, BP1, BP2, BP3 [1] [2] [3] Power-on and reset value. The possibility to disable the display allows implementation of blinking under external control; the enable bit determines also whether the internal clock signal is available at the CLK pin (see Section 7.5.1). Not applicable for static drive mode. PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 25 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates Load-data-pointer-MSB command bits description Symbol P[7:4] Value 0000 0000[1] 1001 to Description fixed value P7 to P4 defines the first 4 (most significant) bits of the data pointer that indicates one of the 160 display RAM addresses Table 10. Bit 7 to 4 3 to 0 [1] Power-on and reset value. Table 11. Bit 7 to 4 3 to 0 Load-data-pointer-LSB command bits description Symbol P[3:0] Value 0100 0000[1] 1111 to Description fixed value P3 to P0 defines the last 4 (least significant) bits of the data pointer that indicates one of the 160 display RAM addresses [1] Power-on and reset value. Table 12. Bit 7 to 2 1 to 0 Device-select command bits description Symbol A[1:0] Value 111000 00[1] to 11 Description fixed value two bits of immediate data, bits A0 to A1, are transferred to the subaddress counter to define one of four hardware subaddresses [1] Power-on and reset value. Table 13. Bit 7 to 2 1 Bank-select command bits description Symbol I 0[2] 1 Value 111110 Description Static fixed value input bank selection; storage of arriving display data RAM bit 0 RAM bit 2 RAM bit 0 RAM bit 2 RAM bits 0 and 1 RAM bits 2 and 3 RAM bits 0 and 1 RAM bits 2 and 3 1:2 multiplex[1] 0 O 0[2] 1 output bank selection; retrieval of LCD display data [1] [2] The bank-select command has no effect in 1:3 and 1:4 multiplex drive modes. Power-on and reset value. PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 26 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates Blink-select command bits description Symbol A 0[1] 1 Value 11110 Description fixed value blink mode selection normal blinking[2] alternate RAM bank blinking[3] blink frequency selection 00[1] 01 10 11 off 1 2 3 Table 14. Bit 7 to 3 2 1 to 0 BF[1:0] [1] [2] [3] Power-on and reset value. Normal blinking is assumed when the LCD multiplex drive modes 1:3 or 1:4 are selected. Alternate RAM bank blinking does not apply in 1:3 and 1:4 multiplex drive modes. Table 15. Bit Frame-frequency prescaler Symbol Value Description Nominal frame frequency[1] Equation 7 to 4 3 to 0 F[2:0] 11101 000 fixed value division factor definition for the frame frequency 60 Hz 64 f clk f fr = ----- x ------80 24 64 f clk f fr = ----- x ------74 24 64 f clk f fr = ----- x ------68 24 f clk f fr = ------24 64 f clk f fr = ----- x ------60 24 64 f clk f fr = ----- x ------56 24 64 f clk f fr = ----- x ------53 24 f clk f fr = ------24 001 65 Hz 010 011[2] 70 Hz 75 Hz 100 80 Hz 101 85 Hz 110 90 Hz 111 75 Hz [1] [2] Nominal frame frequency calculated for an internal operating frequency of 1.800 kHz. Power-on and reset value. PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 27 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates 7.18 Display controller The display controller executes the commands identified by the command decoder. It contains the status registers of the PCF8532 and co-ordinates their effects. The display controller is also responsible for loading display data into the display RAM as required by the filling order. PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 28 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates 8. Internal circuitry VDD VDD SA0 VSS VDD VSS CLK SCL VSS VDD VSS OSC VSS VDD SDA SYNC VSS VDD VSS A0, A1 SDAACK VSS VLCD VSS BP0 to BP3 VSS VLCD VLCD S0 to S159 VSS VSS VDD T3 T1, T2 VSS VSS 001aah856 Fig 19. Device protection diagram PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 29 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates 9. Limiting values CAUTION Static voltages across the liquid crystal display can build up when the LCD supply voltage (VLCD) is on while the IC supply voltage (VDD) is off, or vice versa. This may cause unwanted display artifacts. To avoid such artifacts, VLCD and VDD must be applied or removed together. Table 16. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134).[1] Symbol Parameter VDD IDD VLCD VI supply voltage supply current LCD supply voltage input voltage on pins CLK, SYNC, SA0, OSC, SDA, SCL and A0, A1, T1, T2, T3 on pins S0 to S159 and BP0 to BP3 on pins SDAACK, CLK, SYNC IO ISS Ptot P/out VESD output current ground supply current total power dissipation power dissipation per output electrostatic discharge voltage latch-up current storage temperature HBM MM Ilu Tstg [1] [2] [3] [4] [5] [2] Conditions Min -0.5 -50 -0.5 -50 -0.5 Max +6.5 +50 +9.0 +50 +6.5 Unit V mA V mA V IDD(LCD) LCD supply current II VO input current output voltage -10 -0.5 -0.5 -10 -50 -65 +10 +7.5 +6.5 +10 +50 400 100 4500 250 200 +150 mA V V mA mA mW mW V V mA C [3] [4] [5] Stresses above these values listed may cause permanent damage to the device. Pass level; Human Body Model (HBM) according to Ref. 6 "JESD22-A114". Pass level; Machine Model (MM), according to Ref. 7 "JESD22-A115". Pass level; latch-up testing according to Ref. 8 "JESD78" at maximum ambient temperature (Tamb(max)). According to the NXP store and transport requirements (see Ref. 10 "NX3-00092") the devices have to be stored at a temperature of +8 C to +45 C and a humidity of 25 % to 75 %. For long-term storage products, divergent conditions are described in that document. PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 30 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates 10. Static characteristics Table 17. Static characteristics VDD = 1.8 V to 5.5 V; VSS = 0 V; VLCD = 1.8 V to 8.0 V; Tamb = -40 C to +85 C; unless otherwise specified. Symbol Parameter Supplies VDD VLCD IDD IDD(LCD) Logic VI VIH VIL VO IOH IOL input voltage HIGH-level input voltage LOW-level input voltage output voltage on pins SDA, SDAACK and SCL all other input pins on pins CLK, SYNC, OSC, A0, A1, SA0, SCL and SDA on pins CLK, SYNC, OSC, A0, A1, SA0, SCL and SDA on pins SCL and SYNC pin SDAACK HIGH-level output current VOH = 4.6 V; VDD = 5 V; on pin CLK LOW-level output current VOL = 0.4 V; VDD = 5 V; on pins CLK and SYNC on pin SDAACK VDD 2 V; VOL = 0.2VDD 2 V < VDD < 3 V; VOL = 0.4 V VDD 3 V; VOL = 0.4 V VPOR IL power-on reset voltage leakage current VI = VDD or VSS; on pin OSC, CLK, A0, A1, SA0, SDA, SDAACK and SCL on pins BP0 to BP3 and S0 to S159 VLCD = 5 V; on pins BP0 to BP3 VLCD = 5 V; on pins S0 to S159 [1] [2] [3] [4] [3][4] Conditions Min 1.8 1.8 Typ 4 18 30 30 - Max 5.5 8.0 20 60 70 70 5.5 VDD + 0.5 0.3VDD VDD + 0.5 5.5 -1.5 Unit V V A A A A V V V V V V mA supply voltage LCD supply voltage supply current LCD supply current fclk(ext) = 1.800 kHz with internal oscillator running fclk(ext) = 1.800 kHz with internal oscillator running [1][2] [1] [1][2] [1] -0.5 -0.5 0.7VDD -0.5 -0.5 - 1.5 3 3 6 1.0 -1 1.3 - 1.6 +1 mA mA mA mA V A LCD outputs VO RO output voltage variation output resistance -30 1.5 2.0 +30 5 5 mV k k LCD outputs are open-circuit; inputs at VSS or VDD; I2C-bus inactive; VLCD = 8.0 V, VDD = 5.0 V and RAM written with all logic 1. External clock with 50 % duty factor. Variation between any 2 backplanes on a given voltage level; static measured. Variation between any 2 segments on a given voltage level; static measured. PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 31 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates 40 IDD(LCD) (A) 30 001aaj497 20 10 0 1 3 5 7 VLCD (V) 9 Tamb = 25 C; MUX 1:4; all RAM written with logic 1; no display connected; external clock with fclk(ext) = 1.800 kHz. Fig 20. IDD(LCD) (typical) with respect to VLCD PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 32 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates 11. Dynamic characteristics Table 18. Dynamic characteristics VDD = 1.8 V to 5.5 V; VSS = 0 V; VLCD = 1.8 V to 8.0 V; Tamb = -40 C to +85 C; unless otherwise specified. Symbol fclk fclk(ext) tclk(H) tclk(L) tPD(SYNC_N) tSYNC_NL tPD(drv) fSCL tBUF tHD;STA tSU;STA tVD;ACK tHIGH tLOW tf tr Cb tSU;DAT tHD;DAT tSU;STO tw(spike) [1] [2] [3] Parameter clock frequency external clock frequency HIGH-level clock time LOW-level clock time SYNC propagation delay SYNC LOW time driver propagation delay SCL clock frequency bus free time between a STOP and START condition hold time (repeated) START condition set-up time for a repeated START condition data valid acknowledge time HIGH period of the SCL clock LOW period of the SCL clock fall time rise time capacitive load for each bus line data set-up time data hold time set-up time for STOP condition spike pulse width Conditions on pin CLK; see Table 15 external clock source used external clock source used [1] [2] Min 900 700 100 100 100 Typ 1800 30 10 - Max 3000 5000 400 1.2 0.3 0.3 400 50 Unit Hz Hz s s ns s s kHz s s s s s s s s pF ns ns s ns VLCD = 5 V [3] 1.3 0.6 0.6 0.6 1.3 Timing characteristics: I2C-bus of both SDA and SCL signals of both SDA and SCL signals 200 0 0.6 - Typical output duty factor: 50 % measured at the CLK output pin. For fclk(ext) > 4 kHz it is recommended to use an external pull-up resistor between pin SYNC and pin VDD. The value of the resistor should be between 100 k and 1 M. This resistor should be present even when no cascading configuration is used! All timing values are valid within the operating supply voltage and ambient temperature range and are referenced to VIL and VIH with an input voltage swing of VSS to VDD. PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 33 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates 1 / fCLK tclk(H) CLK tclk(L) 0.7 VDD 0.3 VDD SYNC tPD(SYNC_N) tSYNC_NL 0.7 VDD 0.3 VDD 0.5 V BP0 to BP3, and S0 to S159 tPD(drv) (VDD = 5 V) 0.5 V 001aah848 Fig 21. Driver timing waveforms tVD;ACK SDA tBUF tLOW tf SCL tHD;STA tr tHD;DAT tHIGH tSU;DAT SDA tSU;STA tSU;STO 001aah850 Fig 22. I2C-bus timing waveforms PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 34 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates 12. Application information 12.1 Cascaded operation In large display configurations, up to 8 PCF8532 can be distinguished on the same I2C-bus by using the 2-bit hardware subaddress (A0 and A1) and the programmable I2C-bus slave address (SA0). When cascaded PCF8532 are synchronized, they can share the backplane signals from one of the devices in the cascade. Such an arrangement is cost-effective in large LCD applications since the backplane outputs of only one device need to be through-plated to the backplane electrodes of the display. The other PCF8532 of the cascade contribute additional segment outputs but their backplane outputs are left open-circuit (see Figure 23). For display sizes that are not multiple of 640 elements, a mixed cascaded system can be considered containing only devices like PCF8532 and PCF8533. Depending on the application, one must take care of the software commands compatibility and pin connection compatibility. The SYNC line is provided to maintain the correct synchronization between all cascaded PCF8532. This synchronization is guaranteed after the power-on reset. The only time that SYNC is likely to be needed is if synchronization is accidentally lost (e.g. by noise in adverse electrical environments, or by the definition of a multiplex mode when PCF8532 with different SA0 levels are cascaded). SYNC is organized as an input/output pin; the output selection being realized as an open-drain driver with an internal pull-up resistor. A PCF8532 asserts the SYNC line at the onset of its last active backplane signal and monitors the SYNC line at all other times. Should synchronization in the cascade be lost, it will be restored by the first PCF8532 to assert SYNC. The timing relationship between the backplane waveforms and the SYNC signal for the various drive modes of the PCF8532 are shown in Figure 25. When using an external clock signal with high frequencies (fclk(ext) > 4 kHz) it is recommended to have an external pull-up resistor between pin SYNC and pin VDD (see Table 18). This resistor should be present even when no cascading configuration is used! When using it in a cascaded configuration, care must be taken not to route the SYNC signal to close to noisy signals. The contact resistance between the SYNC pads of cascaded devices must be controlled. If the resistance is too high, the device will not be able to synchronize properly. This is particularly applicable to COG applications. Table 19 shows the limiting values for contact resistance. In the cascaded applications, the OSC pin of the PCF8532 with subaddress 0 is connected to VSS so that this device uses its internal clock to generate a clock signal at the CLK pin. The other PCF8532 devices are having the OSC pin connected to VDD, meaning that this devices are ready to receive external clock, the signal being provided by the device with subaddress 0. In the case that the master is providing the clock signal to the slave devices, care must be taken that the sending of display enable or disable will be received by both, the master and the slaves at the same time. When the display is disabled the output from pin CLK is disabled too. The disconnection of the clock may result in a DC component for the display. PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 35 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates Alternatively the schematic can be also constructed such that all the devices have OSC pin connected to VDD and thus an external CLK being provided for the system (all devices connected to the same external CLK). A configuration where SYNC is connected but all PCF8532 are using the internal clock (OSC pin tied to VSS) is not recommended and may lead to display artefacts! Table 19. 2 3 to 5 6 to 8 SYNC contact resistance Maximum contact resistance 6000 2200 1200 Number of devices SDAACK VDD SDA SCL SYNC CLK OSC A0 VLCD VDD tr 2CB SDAACK VDD SDA SCL SYNC CLK OSC VLCD A1 SA0 VSS VLCD 160/80/40 segment drives LCD PANEL (up to 2560 elements) BP0 to BP3 (open-circuit) PCF8532 (2) R 160 segment drives HOST MICROPROCESSOR/ MICROCONTROLLER PCF8532 (1) 4 backplanes BP0 to BP3 VSS A0 A1 SA0 VSS 001aah855 (1) Is master (OSC connected to VSS). (2) Is slave (OSC connected to VDD). Fig 23. Cascaded configuration with two PCF8532 using the internal clock of the master PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 36 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates SDAACK VDD SDA SCL SYNC CLK OSC A0 VLCD (max 6.5 V) VDD tr 2CB SDAACK VDD SDA SCL SYNC CLK OSC VLCD A1 A2 SA0 VSS BP0 to BP3 (open-circuit) VLCD 80/40 segment drives LCD PANEL (up to 2560 elements) PCF8533 (2) R 160 segment drives HOST MICROPROCESSOR/ MICROCONTROLLER PCF8532 (1) 4 backplanes BP0 to BP3 VSS A0 A1 SA0 VSS 001aah854 (1) Is master (OSC connected to VSS). (2) Is slave (OSC connected to VDD). Fig 24. Cascaded configuration with one PCF8532 and one PCF8533 using the internal clock of the master PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 37 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates Tfr = 1 ffr BP0 SYNC (a) static drive mode BP1 (1/2 bias) BP1 (1/3 bias) SYNC (b) 1:2 multiplex drive mode BP2 (1/3 bias) SYNC (c) 1:3 multiplex drive mode BP3 (1/3 bias) SYNC (d) 1:4 multiplex drive mode 001aaj498 Fig 25. Synchronization of the cascade for the various PCF8532 drive modes PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 38 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates 13. Bare die outline Bare die; 197 bumps; 6.5 x 1.16 x 0.38 mm PCF8532U D 166 61 X +y +x 0 S1 C1 0 E PC8532-1 167 197 1 60 Y b e e1 A A1 L detail Y detail X 0 1 scale 2 mm DIMENSIONS (mm are the original dimensions) UNIT mm max nom min A 0.380 A1 b D 6.5 E 1.16 0.054 e(1) e1(1) 0.203 0.090 L 0.018 0.015 0.0338 0.012 Note 1. Dimension not drawn to scale. 2. All bumps are the same size. OUTLINE VERSION PCF8532U REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE 09-08-18 09-09-08 Fig 26. Bare die outline of PCF8532U PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 39 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates Table 20. Bump locations All x/y coordinates represent the position of the center of each bump with respect to the center (x/y = 0) of the chip; see Figure 26. Symbol SDAACK SDAACK SDAACK SDA SDA SDA SCL SCL SCL CLK VDD VDD VDD SYNC OSC T1 T2 T3 T3 T3 A0 A1 SA0 VSS VSS VSS VLCD VLCD VLCD BP2 BP0 S0 S1 S2 S3 S4 S5 S6 S7 PCF8532 Bump 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 X (m) -1165.3 -1111.3 -1057.3 -854.8 -800.8 -746.8 -575.8 -521.8 -467.8 -316.2 -204.1 -150.1 -96.1 6.9 119.4 203.1 286.8 389.9 443.9 497.9 640.5 724.2 807.9 893.0 947.0 1001.0 1107.2 1161.2 1215.2 1303.4 1357.4 1411.4 1465.4 1519.4 1573.4 1627.4 1681.4 1735.4 1789.4 Y (m) -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 Symbol S68 S69 S70 S71 S72 S73 S74 S75 S76 S77 S78 S79 BP0 BP2 BP1 BP3 S80 S81 S82 S83 S84 S85 S86 S87 S88 S89 S90 S91 S92 S93 S94 S95 S96 S97 S98 S99 S100 S101 S102 Bump 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 X (m) 750.2 696.2 642.2 588.2 534.2 480.2 426.2 372.2 318.2 264.2 210.2 156.2 86.8 32.8 -21.2 -75.2 -190.7 -244.7 -298.7 -352.7 -406.7 -460.7 -514.7 -568.7 -622.7 -676.7 -730.7 -784.7 -838.7 -892.7 -946.7 -1000.7 -1054.7 -1108.7 -1224.2 -1278.2 -1332.2 -1386.2 -1440.2 Y (m) 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 40 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates Table 20. Bump locations ...continued All x/y coordinates represent the position of the center of each bump with respect to the center (x/y = 0) of the chip; see Figure 26. Symbol S8 S9 S10 S11 S12 S13 S14 S15 S16 S17 S18 S19 S20 S21 S22 S23 S24 S25 S26 S27 S28 S29 S30 S31 S32 S33 S34 S35 S36 S37 S38 S39 S40 S41 S42 S43 S44 S45 S46 PCF8532 Bump 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 X (m) 1843.4 1897.4 1951.4 2005.4 2059.4 2113.4 2167.4 2221.4 2363.9 2417.9 2471.9 2525.9 2579.9 2633.9 2687.9 2741.9 2795.9 2849.9 2903.9 2957.9 3011.9 3067.7 3013.7 2959.7 2905.7 2851.7 2797.7 2743.7 2689.7 2635.7 2520.2 2466.2 2412.2 2358.2 2304.2 2250.2 2196.2 2142.2 2088.2 Y (m) -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 Symbol S103 S104 S105 S106 S107 S108 S109 S110 S111 S112 S113 S114 S115 S116 S117 S118 S119 S120 S121 S122 S123 S124 S125 S126 S127 S128 S129 S130 S131 S132 S133 S134 S135 S136 S137 S138 S139 S140 S141 Bump 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 X (m) -1494.2 -1548.2 -1602.2 -1656.2 -1710.2 -1764.2 -1818.2 -1872.2 -1926.2 -1980.2 -2034.2 -2088.2 -2142.2 -2284.7 -2338.7 -2392.7 -2446.7 -2500.7 -2554.7 -2608.7 -2662.7 -2716.7 -2770.7 -2824.7 -2878.7 -2932.7 -2986.7 -3040.7 -3025.2 -2971.2 -2917.2 -2863.2 -2809.2 -2755.2 -2701.2 -2647.2 -2593.2 -2539.2 -2485.2 Y (m) 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 41 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates Table 20. Bump locations ...continued All x/y coordinates represent the position of the center of each bump with respect to the center (x/y = 0) of the chip; see Figure 26. Symbol S47 S48 S49 S50 S51 S52 S53 S54 S55 S56 S57 S58 S59 S60 S61 S62 S63 S64 S65 S66 S67 Bump 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 X (m) 2034.2 1891.7 1837.7 1783.7 1729.7 1675.7 1621.7 1567.7 1513.7 1459.7 1405.7 1351.7 1297.7 1243.7 1189.7 1135.7 1081.7 1027.7 973.7 858.2 804.2 Y (m) 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 481.5 Symbol S142 S143 S144 S145 S146 S147 S148 S149 S150 S151 S152 S153 S154 S155 S156 S157 S158 S159 BP3 BP1 Bump 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 X (m) -2431.2 -2377.2 -2234.7 -2180.7 -2126.7 -2072.7 -2018.7 -1964.7 -1910.7 -1856.7 -1802.7 -1748.7 -1694.7 -1640.7 -1586.7 -1532.7 -1478.7 -1424.7 -1370.7 -1316.7 Y (m) -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 -481.5 - The dummy bumps are connected to the pins shown in Table 21, but are not tested. Table 21. Dummy bumps All x/y coordinates represent the position of the center of each bump with respect to the center (x/y = 0) of the chip; see Figure 26. Symbol D1 D2 D3 D4 Connected to pin S131 S28 S29 S130 X (m) -3079.2 3065.9 3121.7 -3094.7 Y (m) -481.5 -481.5 481.5 481.5 The alignment marks are shown in Table 22. Table 22. Alignment marks All x/y coordinates represent the position of the REF point (see Figure 27) with respect to the center (x/y = 0) of the chip; see Figure 26. Symbol S1 C1 Size (m) 121.5 x 121.5 121.5 x 121.5 X (m) -2733.75 2603.7 Y (m) -47.25 -47.25 PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 42 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates REF S1 REF C1 001aah849 Fig 27. Alignment marks 14. Packing information Table 23. Tray dimensions Tray details are shown in Figure 28. Symbol A B C D E F x y Description pocket pitch in x direction pocket pitch in y direction pocket width in x direction pocket width in y direction tray width in x direction tray width in y direction number of pockets, x direction number of pockets, y direction Value 8.8 mm 3.6 mm 6.65 mm 1.31 mm 50.8 mm 50.8 mm 5 12 A C D B F y E x 001aah890 Fig 28. Tray details PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 43 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates PC8532-1 001aah857 Fig 29. Tray alignment 15. Abbreviations Table 24. Acronym CMOS COG HBM I2C ITO LCD LSB MM MSB RAM RMS Abbreviations Description Complementary Metal Oxide Semiconductor Chip-On-Glass Human Body Model Inter-Integrated Circuit Indium Tin Oxide Liquid Crystal Display Least Significant Bit Machine Model Most Significant Bit Random Access Memory Root Mean Square PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 44 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates 16. References [1] [2] [3] [4] [5] [6] [7] [8] [9] AN10170 -- Design guidelines for COG modules with NXP monochrome LCD drivers AN10706 -- Handling bare die AN10853 -- ESD and EMC sensitivity of IC IEC 60134 -- Rating systems for electronic tubes and valves and analogous semiconductor devices IEC 61340-5 -- Protection of electronic devices from electrostatic phenomena JESD22-A114 -- Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM) JESD22-A115 -- Electrostatic Discharge (ESD) Sensitivity Testing Machine Model (MM) JESD78 -- IC Latch-Up Test JESD625-A -- Requirements for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices [10] NX3-00092 -- NXP store and transport requirements [11] UM10204 -- I2C-bus specification and user manual PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 45 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates 17. Revision history Table 25. Revision history Release date 20110210 Data sheet status Product data sheet Change notice Supersedes PCF8532_1 Document ID PCF8532 v.2 Modifications: * * * * Corrected drawings of Figure 2 and Figure 26 Added table note to Table 9 Corrected LCD voltage equations Reworked sections - Display RAM - Data pointer - Subaddress counter - Output bank selector - Input bank selector PCF8532_1 20090210 Product data sheet - - PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 46 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates 18. Legal information 18.1 Data sheet status Document status[1][2] Objective [short] data sheet Preliminary [short] data sheet Product [short] data sheet [1] [2] [3] Product status[3] Development Qualification Production Definition This document contains data from the objective specification for product development. This document contains data from the preliminary specification. This document contains the product specification. Please consult the most recently issued document before initiating or completing a design. The term `short data sheet' is explained in section "Definitions". The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com. 18.2 Definitions Draft -- The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet -- A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification -- The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet. malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk. Applications -- Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect. Limiting values -- Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale -- NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer. No offer to sell or license -- Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control -- This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities. (c) NXP B.V. 2011. All rights reserved. 18.3 Disclaimers Limited warranty and liability -- Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors. Right to make changes -- NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use -- NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or PCF8532 All information provided in this document is subject to legal disclaimers. Product data sheet Rev. 2 -- 10 February 2011 47 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates transportation conditions. If there are data sheet limits not guaranteed, these will be separately indicated in the data sheet. There are no post-packing tests performed on individual die or wafers. NXP Semiconductors has no control of third party procedures in the sawing, handling, packing or assembly of the die. Accordingly, NXP Semiconductors assumes no liability for device functionality or performance of the die or systems after third party sawing, handling, packing or assembly of the die. It is the responsibility of the customer to test and qualify their application in which the die is used. All die sales are conditioned upon and subject to the customer entering into a written die sale agreement with NXP Semiconductors through its legal department. Non-automotive qualified products -- Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications. Bare die -- All die are tested on compliance with their related technical specifications as stated in this data sheet up to the point of wafer sawing and are handled in accordance with the NXP Semiconductors storage and 18.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. I2C-bus -- logo is a trademark of NXP B.V. 19. Contact information For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com PCF8532 All information provided in this document is subject to legal disclaimers. (c) NXP B.V. 2011. All rights reserved. Product data sheet Rev. 2 -- 10 February 2011 48 of 49 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates 20. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features and benefits . . . . . . . . . . . . . . . . . . . . 1 3 Ordering information . . . . . . . . . . . . . . . . . . . . . 2 4 Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 5 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 2 6 Pinning information . . . . . . . . . . . . . . . . . . . . . . 3 6.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 6.2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 4 7 Functional description . . . . . . . . . . . . . . . . . . . 5 7.1 Power-on reset . . . . . . . . . . . . . . . . . . . . . . . . . 6 7.2 LCD bias generator . . . . . . . . . . . . . . . . . . . . . 6 7.3 LCD voltage selector . . . . . . . . . . . . . . . . . . . . 7 7.3.1 Electro-optical performance . . . . . . . . . . . . . . . 8 7.4 LCD drive mode waveforms . . . . . . . . . . . . . . 10 7.4.1 Static drive mode . . . . . . . . . . . . . . . . . . . . . . 10 7.4.2 1:2 multiplex drive mode. . . . . . . . . . . . . . . . . 11 7.4.3 1:3 multiplex drive mode. . . . . . . . . . . . . . . . . 13 7.4.4 1:4 multiplex drive mode. . . . . . . . . . . . . . . . . 14 7.5 Oscillator. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 7.5.1 Internal clock . . . . . . . . . . . . . . . . . . . . . . . . . 15 7.5.2 External clock . . . . . . . . . . . . . . . . . . . . . . . . . 15 7.6 Timing and frame frequency . . . . . . . . . . . . . . 15 7.7 Display register . . . . . . . . . . . . . . . . . . . . . . . . 15 7.8 Segment outputs. . . . . . . . . . . . . . . . . . . . . . . 16 7.9 Backplane outputs . . . . . . . . . . . . . . . . . . . . . 16 7.10 Display RAM . . . . . . . . . . . . . . . . . . . . . . . . . . 16 7.11 Data pointer . . . . . . . . . . . . . . . . . . . . . . . . . . 19 7.12 Subaddress counter . . . . . . . . . . . . . . . . . . . . 19 7.13 Output bank selector . . . . . . . . . . . . . . . . . . . 19 7.14 Input bank selector . . . . . . . . . . . . . . . . . . . . . 20 7.15 Blinker. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 7.16 Characteristics of the I2C-bus. . . . . . . . . . . . . 21 7.16.1 Bit transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 7.16.2 START and STOP conditions . . . . . . . . . . . . . 21 7.16.3 System configuration . . . . . . . . . . . . . . . . . . . 22 7.16.4 Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . 22 7.16.5 I2C-bus controller . . . . . . . . . . . . . . . . . . . . . . 23 7.16.6 Input filters . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 7.16.7 I2C-bus protocol . . . . . . . . . . . . . . . . . . . . . . . 23 7.17 Command decoder . . . . . . . . . . . . . . . . . . . . . 25 7.18 Display controller . . . . . . . . . . . . . . . . . . . . . . 28 8 Internal circuitry. . . . . . . . . . . . . . . . . . . . . . . . 29 9 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . 30 10 Static characteristics. . . . . . . . . . . . . . . . . . . . 31 11 Dynamic characteristics . . . . . . . . . . . . . . . . . 33 12 Application information. . . . . . . . . . . . . . . . . . 35 12.1 13 14 15 16 17 18 18.1 18.2 18.3 18.4 19 20 Cascaded operation. . . . . . . . . . . . . . . . . . . . Bare die outline . . . . . . . . . . . . . . . . . . . . . . . . Packing information . . . . . . . . . . . . . . . . . . . . Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . References. . . . . . . . . . . . . . . . . . . . . . . . . . . . Revision history . . . . . . . . . . . . . . . . . . . . . . . Legal information . . . . . . . . . . . . . . . . . . . . . . Data sheet status . . . . . . . . . . . . . . . . . . . . . . Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . . Contact information . . . . . . . . . . . . . . . . . . . . Contents. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 39 43 44 45 46 47 47 47 47 48 48 49 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section `Legal information'. (c) NXP B.V. 2011. All rights reserved. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 10 February 2011 Document identifier: PCF8532 |
Price & Availability of PCF8532U2DA1
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |